

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR UNITED STATES LETTERS PATENT

Title:

METHOD FOR FORMING METAL SILICIDE LAYER IN ACTIVE AREA OF SEMICONDUCTOR DEVICE
---

In-Haeng Lee

Yoon-Jik Lee

San 136-1, Ami-ri, Bubal-eub, Ichon-shi  
Kyoungki-do 467-860, Republic of Korea

San 136-1, Ami-ri, Bubal-eub, Ichon-shi  
Kyoungki-do 467-860, Republic of Korea

# METHOD FOR FORMING METAL SILICIDE LAYER IN ACTIVE AREA OF SEMICONDUCTOR DEVICE

## Field of the Invention

5

The present invention relates to a method for fabricating a semiconductor device; and, more particularly, to a method for forming a metal silicide layer in an active area of the semiconductor device.

10

## Description of Related Arts

A barrier metal such as titanium, titanium nitride, and so on is used to prevent a junction spiking generated on an N type or P-type source/drain junction area, i.e., an active area and a contact area to which an aluminum (Al) wire is contacted prior to depositing a metal wire such as aluminum.

Recently, a semiconductor device is gradually down sized, since size of a contact is decreased and depth of the contact is gradually increased. In this case, it is difficult to obtain a good quality of titanium (Ti) layer at a contact bottom because step coverage of a barrier metal layer deposited by using a physical vapor deposition (PVD) process is poor.

Consequently, a contact resistance is increased because a Ti silicide ( $\text{TiSi}_2$ ) is not formed properly. To

alleviate the inferior contact resistance problem, a thickness of the Ti layer is increased. However, in this case, an over-hang is generated at an entrance of the contact, and thus, a gap-fill process is disturbed during a succeeding tungsten (W) deposition process using the PVD process.

On the other hand, the step coverage obtained by a chemical vapor deposition (CVD) process is superior to that obtained by the PVD process. Accordingly, it is possible to maintain a contact profile for a contact hole with a high aspect ratio and secure the Ti layer having a thickness with which a role of the Ti layer can be maintained. At this time,  $TiCl_4$  gas is used as a source gas during the CVD process for forming the Ti layer.

Fig. 1 is a diagram showing a cross sectional view illustrating a conventional conductive wire with use of a barrier metal layer and a tungsten layer.

As shown, a gate electrode pattern having a structure constituted sequentially with a gate oxide layer 12, a gate conductive layer 13 and a gate hard mask 14 is formed over a silicon substrate 10. A nitride-based spacer 15 is formed to obtain an etch selectivity to an oxide-based inter-layer dielectric (ILD) layer. Herein, the spacer 15 is formed on lateral sides of the gate electrode pattern.

An active area 11 such as a source/drain junction area is formed in an predetermined area of the silicon substrate 10 which will be contacted to the gate electrode

pattern, and a metal wire 19 including a titanium (Ti) or titanium/titanium nitride (TiN) barrier metal layer 17 which will be contacted to the active area 11, and a tungsten (W) layer 19 is formed thereafter.

5        A metal silicide layer 18 such as  $\text{TiSi}_2$  is formed to obtain an ohmic contact. Herein, Ti contained in a contact area 17' of the Ti or TiN barrier metal layer 17 is then diffused into the active area 11 by a diffusion process such as a heat treatment process to thereby  
10       obtaining the metal silicide layer 18.

         However, there exists a drawback when in order to obtain the metal silicide layer 18, the Ti is directly diffused into the active area 11 by using the diffusion process subjected to the contact area. That is, the Ti or  
15       TiN barrier metal layer 7 is formed directly on the active area 11 through the use of the CVD process employing  $\text{TiCl}_4$  and  $\text{H}_2$  gas. In that case, an additional and unwanted reaction between the active area 11 and chloride (Cl) generated from a CVD source gas, i.e.,  $\text{TiCl}_4$  gas occurs.  
20       As a result, in the subsequent process, i.e., the diffusion process, much more area of the active area 11 is unnecessarily occupied by the metal silicide layer 18.

         As a result, a practical junction depth of the active area 11 is reduced, and this reduction is denoted as a  
25       reference mark 'A' in Fig. 1. As a result of this reduced junction depth of the active area 11, a leakage current from the active area 11 to the silicon substrate 10 is

generated. Consequently, an operational property of the semiconductor device is deteriorated.

#### Summary of the Invention

5

It is, therefore, an object of the present invention to provide a method for forming a metal silicide layer in an active area being capable of reducing unwanted occupation in the active area by the metal silicide layer to thereby effectively improve an operational property of a semiconductor device.

In accordance with an aspect of the present invention, there is provided the method for forming the metal silicide layer, including forming a source/drain junction area on a silicon substrate; forming an attack protection layer on the source/drain junction area, wherein the attack protection layer is electrically conductive and prevents a silicon substrate attack caused by chlorine (Cl) gas; forming a titanium (Ti) layer over the attack protection layer through a low pressure chemical vapor deposition (LPCVD) process using a source gas of  $\text{TiCl}_4$ ; and diffusing the Ti layer into the attack protection layer to thereby forming a metal silicide layer.

#### 25 Brief Description of the Drawings

Other objects and aspects of the invention will

become apparent from the following description of the embodiments with reference to the accompanying drawings, in which:

Fig. 1 is a cross-sectional view illustrating a conventional semiconductor device having a metal wire; and

Figs. 2A to 2B are cross-sectional views of a semiconductor device showing steps of a process for forming metal silicide layer in accordance with the present invention.

#### Detailed Description of the Preferred Embodiments

Hereinafter, referring to the accompanying drawings, there is provided detailed description on an inventive method for forming a titanium nitride (TiN) layer through the use of a chemical vapor deposition (CVD) process employing a  $TiCl_4$  source gas, and reducing an unwanted portion of an active area occupied by a titanium silicide layer.

Figs. 2A to 2B are cross-sectional views of the semiconductor device showing steps of a process for forming a titanium (Ti) layer or a Ti contained barrier metal layer in accordance with the present invention.

Referring to Fig. 2A, a plurality of conductive layer patterns formed over the semiconductor substrate 20, i.e., a gate electrode pattern is formed.

More specifically, an oxide-based gate insulation

layer 21 is formed over the silicon substrate 20 and a gate electrode 22 is formed over the oxide-based gate insulation layer 21. A single layer or a stack of layers constituted with such materials as poly-silicon, tungsten, tungsten silicide and tungsten nitride is used to form the gate electrode 22. In addition, the hard mask 23 is formed over the gate electrode 22 by using tungsten, tungsten silicide, tungsten nitride layer or nitride layer.

In more detail, the hard mask 23 and the gate electrode 22 are formed through a photolithography process using a gate electrode mask after completing a series of the aforementioned stacking processes.

A nitride layer is deposited along the gate electrode pattern, and a spacer 24 is formed at lateral sides of the gate electrode pattern by carrying out a blanket etching process. The spacer 24 has a lightly doped drain (LDD) structure formed by using an ion implanting technique. Especially, the spacer 24 is used to prevent a loss of the gate electrode pattern by securing an etch selectivity to an oxide-based insulating layer during a self aligned contact (SAC) formation process.

A mask for an ion implantation is formed, and the ion implantation, i.e.,  $\text{BF}_3$  ion implantation is used to form an active area 25 at a P-type source/drain junction area on the silicon substrate 20. Herein, the P-type source/drain junction area on the silicon substrate is aligned on an area at which the gate electrode pattern is formed.

As a next step, an insulation layer 26, i.e., a single or a stack layer of a borophosphosilicate glass (BPSG) layer, an advanced planarization layer (APL), a high density plasma (HDP) layer or a hydrogen silsesquioxane (HSQ) layer is deposited to sufficiently fill up a separation area of the gate electrode pattern, wherein a thickness thereof ranges from approximately 2000 Å to approximately 10000 Å. Next, a planarization process for the insulation layer 26 is carried out through the use of a chemical mechanical polishing (CMP) process or a blanket etching process in order to secure a process margin for a succeeding photolithography process.

A photo-resist pattern (not illustrated) is then formed over the insulation layer 26 by using T-type or I-type mask. Herein, the photo-resist pattern is formed for the SAC process. The photo-resist pattern serving as an etching mask is used to selectively etch the insulation layer 26. As a result, a contact hole (not illustrated) exposing the active area 25 is formed.

During a insulation layer 26 etch process, fluorine (F) containing plasma gas such as  $C_2F_4$ ,  $C_2F_6$ ,  $C_3F_8$ ,  $C_4F_6$ ,  $C_5F_8$  or  $C_6F_6$ , i.e.,  $C_xF_y$ , wherein x and y ranges from 1 to 10 is generally used as a main etching gas during the SAC process. Herein, such gas for generating a polymer during the SAC process, i.e.,  $CH_2F_2$ ,  $C_3HF_5$  or  $CHF_3$  is also added thereto. At this time, an inert gas such as helium (He), neon (Ne), argon (Ar) or xenon (Xe) is used as a carrier gas.



Accordingly, it is possible to obtain an etching profile of the SAC process capable of minimizing damage of a gate hard mask 23 by protecting an upper area of the gate hard mask 23. Next, the photo-resist pattern and etching remnants are removed by performing a photo-resist strip process and a cleaning process, respectively.

A titanium (Ti) layer and a titanium nitride (TiN) layer are then deposited to form a barrier metal layer having a Ti/TiN structure, and Ti silicide ( $\text{TiSi}_2$ ) is formed through a thermal reaction between Ti and the silicon substrate 20. The  $\text{TiSi}_2$  is used to form an ohmic contact between the barrier metal layer and the silicon substrate 20. In addition, an attack protection layer 27 is formed to prevent the silicon substrate 20 from being attacked.

More specifically, the active area 25 exposed by the contact hole C1 is contacted to a metal wire or a bit line after carrying out a cleaning process. Herein, a buffered oxide etchant (BOE) or hydrogen fluoride (HF) is used in the cleaning process, and in case of a dry etching process,  $\text{NF}_3$  or  $\text{C}_x\text{F}_y$  is used for the cleaning process. As a next step, the attack protection layer 27 is formed selectively only on exposed active regions 25, more concretely on a bottom area of the contact hole. Herein, a poly-silicon layer or TiN layer both containing silicon (Si) or titanium (Ti) is mainly used as the attack protection layer 27 having a good electric conductivity and deposition property.

Firstly, in case of using the poly-silicon layer as the attack protection layer 27, the poly-silicon layer is deposited by using a chemical vapor deposition (CVD) process. Especially,  $\text{Si}_2\text{H}_6/\text{Cl}/\text{H}_2$  is used as a source gas for the CVD process. Also, the CVD process is carried out at a temperature ranging from about 600 °C to about 700 °C in an ultra high vacuum condition, wherein a process pressure is maintained in a range from about 0.1 mtorr to about 1.0 mtorr. The poly-silicon layer is used not only to prevent the silicon substrate 20 attack caused by chlorine (Cl) gas during a succeeding Ti layer deposition process but also to serve as a silicon source during the  $\text{TiSi}_2$  layer 30 formation process. For reference, the  $\text{TiSi}_2$  layer 30 is shown in Fig. 2B.

In case that the TiN layer formed by the CVD process is used as the attack protection layer 27, the TiN layer is formed in an identical chamber in which the succeeding Ti layer deposition process is also carried out. At this time,  $\text{NH}_3$  gas is added to the aforementioned source gas  $\text{TiCl}_4$  and the mixed gas is used to deposit the TiN layer.

A deposition thickness ranging from about 50 Å to about 200 Å is most preferable for the TiN layer or the poly-silicon layer, and more desirably, the deposition thickness of the TiN layer should be smaller than that of the poly-silicon layer.

In case of using the TiN layer or the poly-silicon

layer as the attack protection layer 27, both of the source gases used for the TiN and poly-silicon deposition processes both using the CVD process contain the chlorine gas. Accordingly, chlorine radical remains in the TiN layer or the poly-silicon layer. Therefore, an extra process is needed to remove the remnant chlorine radical.

There are preferably suggested methods for removing the remnant chlorine radical. Firstly, a deoxidization process using hydrogen ( $H_2$ ) gas can be employed. Secondly, an ultra violet light having a higher energy than a binding energy of SiCl formed through a reaction between the silicon and the chlorine is illuminated to disconnect the binding between the chlorine and the silicon.

As another method, the above two described methods could be performed consecutively and repeatedly to remove the chlorine radical.

Consequently, the silicon substrate 20, specifically, the active area 25 is protected by the attack protection layer 27 during the succeeding Ti layer deposition process. Furthermore, a current leakage property could be improved by preventing a deterioration of a surface roughness caused by chlorine (Cl).

Referring to Fig. 2B, the Ti layer 28 is formed along a contact hole profile by using the CVD process. In addition, the TiN layer 29 is formed over the Ti layer 28. The  $TiSi_2$  layer 30 is formed by a reaction between the Ti layer 28 and the silicon substrate 20 or poly-silicon

attack protection layer 27 and thereby, forming the ohmic contact between the barrier metal layer and the silicon substrate, and the Ti layer 28/TiN layer 29 serve as the barrier metal layer.

5        In case of depositing the Ti layer 28, a low pressure chemical vapor deposition (LPCVD) process is used. Herein, the LPCVD process is carried out at a pressure ranging from about 1 torr to about 50 torr and a process temperature ranges from about 300 °C to about 700 °C. In addition,  
10 ammonia (NH<sub>3</sub>) gas and hydrogen (H<sub>2</sub>) gas including Ar gas are added to the source gas TiCl<sub>4</sub>. At this time, a flow amount ratio of the NH<sub>3</sub> gas to the Ar gas is about 1 to about 5.

As mentioned, the process temperature ranges from  
15 about 300 °C to about 700 °C. However, a temperature range of about 600 °C to about 700 °C is most preferable.

The TiN layer deposition process is also carried out by using the LPCVD process with an in-situ method in the identical chamber where the Ti layer was formed. At this  
20 time, the LPCVD process is performed at a pressure ranging from about 1 torr to about 50 torr and a process temperature ranges from about 600 °C to about 700 °C. In addition, NH<sub>3</sub> gas and H<sub>2</sub> gas including Ar gas are added to the source gas TiCl<sub>4</sub>. At this time, a flow amount ratio of  
25 the NH<sub>3</sub> gas to the Ar gas is about 8 to about 15.

Furthermore, the TiSi<sub>2</sub> layer 30 can be formed

simultaneously when the Ti layer 28 or the TiN layer 29 is formed or separately through an extra heat treatment process after finishing a succeeding metal wire or bit line formation process.

5        For more detailed explanation, in case that the Ti layer 28 and the TiN layer 29 are formed at a temperature less than about 300 °C, the extra heat treatment process is required to be performed after depositing the Ti layer 28 or TiN layer 29, or forming the metal wire. At this time,  
10       a rapid thermal process (RTP) of which temperature ranges from about 700 °C to about 900 °C is preferable.

Furthermore, during the Ti layer 28 and the TiN layer 29 deposition processes, a temperature of the source gas  $TiCl_4$  is fixed at about 25 °C

15       As mentioned, the process for removing the remnant chlorine (Cl) radical in the above deposited layers is additionally carried out. In addition, the metal wire 31 formed with such metal material as tungsten is formed on the barrier metal layer stacked with the Ti layer 28 and  
20       the TiN layer 29 by using only the CVD process or both of the CVD process or a physical vapor deposition (PVD) process.

In conclusion, the present invention is devised to overcome a drawback generated when the Ti layer is formed  
25       by using the source gas  $TiCl_4$ . The poly-silicon layer or TiN layer serving as the attack protection layer is formed

on the bottom area of the contact hole before depositing the Ti layer. Accordingly, an attack of the silicon substrate caused by the source gas  $\text{TiCl}_4$  during the Ti layer deposition process can be reduced by scarifying the attack protection layer. Consequently, an operation of the completed semiconductor device is carried out without a malfunction, and a product yield is also improved.

In conclusion, a process stabilization of depositing the Ti layer is obtained by selectively forming the attack protection layer in the contact hole, and a simplified deposition process is also obtained by controlling the flow amount ratio of the source gas  $\text{TiCl}_4$  to the  $\text{NH}_3$  gas and consecutively depositing Ti/TiN barrier metal layers.

While the present invention has been shown and described with respect to the particular embodiments, it will be apparent to those skilled in the art that many changes and modification may be made without departing from the spirit and scope of the invention as defined in the appended claims.